

**UNITED STATES PATENT APPLICATION FOR:**

**METHOD AND APPARATUS FOR PROVIDING  
AN ASIC CONTROLLED ALARM UNIT**

**INVENTORS:**

**SHAWN P. KEENEY  
JOSEPH KOSICH  
LUY B. NGUYEN  
JOHN YERGER  
ERIC JOHNSON**

**ATTORNEY DOCKET NUMBER: WHLK/043**

**CERTIFICATION OF MAILING UNDER 37 C.F.R. 1.10**

I hereby certify that this New Application and the documents referred to as enclosed therein are being deposited with the United States Postal Service on August 2, 2003, in an envelope marked as "Express Mail United States Postal Service", Mailing Label No. EV 177892995 US, addressed to: Mail Stop Patent Application, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

  
\_\_\_\_\_  
Signature

Esther Morón  
\_\_\_\_\_  
Name

August 28, 2003  
\_\_\_\_\_  
Date of signature

**MOSER, PATTERSON & SHERIDAN, LLP**  
595 Shrewsbury Avenue  
Shrewsbury, New Jersey 07702  
(732)530-9404

## **METHOD AND APPARATUS FOR PROVIDING AN ASIC CONTROLLED ALARM UNIT**

This application claims the benefit of U.S. Provisional Application No.  
5 60/495,305 filed on August 14, 2003, which is herein incorporated by reference.

The present invention generally relates to an alarm unit. More particularly, the invention is a strobe alarm unit, a horn unit and/or a strobe and horn unit that is controlled by an ASIC (application specific integrated circuit) to  
10 provide audible and/or visual alarm notification.

### **BACKGROUND OF THE DISCLOSURE**

Alarm units generally employ a microcontroller with an optocoupler (micro/opto design) to provide various features of the alarm units. Alarm units  
15 based on the micro/opto design have been proven to be reliable while providing excellent performance. Examples of such alarm units are disclosed in US patents 6,369,696 and 6,311,021, which are assigned to the present assignee and are herein incorporated by reference.

However, in attempting to further improve alarm units based on the  
20 micro/opto design, it has been found that the micro/opto design has certain constraints. These constraints affect performance and the overall cost of the alarm unit.

Therefore, a need exists in the art for an alarm unit that is not based on the micro/opto design, thereby removing constraints that affect performance  
25 and the overall cost of the alarm unit that are attributable to the micro/opto design.

### **SUMMARY OF THE INVENTION**

The present invention is an ASIC-controlled alarm unit. The ASIC circuit  
30 performs all the necessary control functions to provide audible and visual signaling when used with external horn and strobe circuits. Several illustrative advantages of the ASIC-controlled alarm unit are disclosed below.

In one embodiment, the strobe circuit with the ASIC operates at a constant frequency, e.g., 16 kHz as compared to the micro/opto circuit which

operates at approximately 7 kHz. The faster switching speed allows for the use of a smaller inductor, thereby allowing the strobe circuit to operate more quietly because any magnetostriction caused by the inductor is at the upper threshold of the human hearing response.

5           In one embodiment, the new ASIC circuit has a more advanced peak current limiting circuit. The micro/opto circuit limited the initial peak current only during the initial power-up stage. The new circuit continuously senses the input current level and will limit the current any time it rises above a set level. The clamp level is determined by the voltage level on a resistor which is sensed by  
10   the ASIC, and the level can be changed by changing the sense resistor. This is an actively controlled current-limiter compared to other current-limiting schemes that use a passive foldback-type configuration.

          In one embodiment, the ASIC circuit has improved MOSFET driving capability built into it. For example, it can drive a MOSFET at ten volts (or  
15   within an approximate range of 7.3-10.25 volts) with a faster on and off switching time (less than 400 nanoseconds), compared to the micro/opto circuit which drives the MOSFET at five volts and has a much slower switching speed (several microseconds). This improvement helps to reduce losses and makes the circuit efficiency better.

20           In one embodiment, the ASIC has two input pins which are used to set the candela setting for the strobe circuit. The pins are connected to a slide switch and can be a logic high (+5V) or a logic low (0V) depending on the switch position. Setting the candela sets an internal voltage reference level that is compared to the input on the ISENSE input pin. The old circuit had the  
25   candela switch on the input side of the circuit and it switched the sense resistances directly. The input current flowed directly through the switch. In the new circuit the input current does not flow through the switch.

          In one embodiment, the ASIC offers more precise control of the strobe circuit. The energy level of the strobe is controlled by the voltage level on the  
30   sense resistor that goes to the ISENSE pin on the chip. This level is trimmed during the chip manufacturing process and is set within a much tighter tolerance limit compared to the micro/opto circuit. The micro/opto circuit relies

on the tolerance of the forward voltage of the diode in the optocoupler and is less precise.

#### BRIEF DESCRIPTION OF THE DRAWINGS

5           The teachings of the present invention can be readily understood by considering the following detailed description in conjunction with the accompanying drawings, in which:

FIG. 1 illustrates a block diagram of an alarm unit of the present invention;

10           FIG. 2 illustrates a circuit diagram of one embodiment of an alarm unit employed in the present invention;

FIG. 3 illustrates a timing diagram of the present invention;

FIG. 4 illustrates an eighteen pin DIP package of the ASIC of the present invention;

15           FIG. 5 illustrates a sixteen pin DIP package of the ASIC of the present invention;

FIG. 6 illustrates an eight pin DIP package of the ASIC of the present invention;

20           FIG. 7 illustrates a circuit diagram of one embodiment of an alarm unit employed in the present invention;

FIG. 8 illustrates a circuit diagram of one embodiment of an alarm unit employed in the present invention; and

FIG. 9 illustrates a circuit diagram of one embodiment of an alarm unit employed in the present invention.

25           To facilitate understanding, identical reference numerals have been used, where possible, to designate identical elements that are common to the figures.

#### DETAILED DESCRIPTION

30           FIG. 1 depicts a block diagram of an exemplary ASIC controlled alarm or alert unit 100 of the present invention. The alert unit 100 comprises an ASIC 110 serving the functions of a controller, a synchronization detection circuit 120, an inrush filter or current limiting circuit 130, a current sensing circuit 140, an

audio circuit 150, and a flash circuit 170 having an optional voltage doubler 160. It should be understood that although one embodiment of the present invention is directed toward providing an alarm unit with a selectable strobe intensity feature, the present invention can be deployed in a strobe alarm unit  
5 without the selectable strobe intensity feature or even an alarm unit having only audio warning capability.

In brief, the alarm unit 100 is generally powered by a supply voltage of 12 volts or 16-33 volts, and such supply voltage may be either D.C. supplied by a battery or a full-wave rectified voltage. In one embodiment of the present  
10 invention, the ASIC 110 functions as a controller and serves to control and regulate various functions of the alarm unit.

For example, the ASIC 110 serves to control the audio circuit 150 for generating an audio warning, e.g., via a horn, buzzer and the like. The ASIC 110 can control and regulate various audible features such as the frequency of  
15 the audio warning, e.g., to generate a Code 3 audio pattern. It should be noted that the audio circuit 150 shown in a dashed box can be optionally omitted if the alarm unit is implemented as a strobe only alarm unit.

The inrush filter (or current limiting circuit) 130 serves to limit the effect of an inrush condition. Inrush is a condition that may occur upon initial power-on,  
20 where a higher than average current is present in the alarm unit when power is applied to the power terminals for the first time to start alarm notification. Inrush can cause a momentary overload in the power supply and may cause the overcurrent protection in the panel to activate which can prevent the alarm units from operating. The overload may also damage relay contacts located in  
25 the panel which switch the loop to an alarm condition. Similarly, the inrush filter 130 shown in a dashed box can be optionally omitted if the inrush condition is not present or is addressed outside of the alarm unit.

The current sensing circuit 140 assists in detecting peak current condition. This circuit assists in converting the input voltage, e.g., 24 volts, to a  
30 voltage, e.g., 125-250 volts, sufficient to fire the flashtube within the flash circuit 170.

In one embodiment of the present invention, the alarm unit incorporates a switch having a plurality of positions, e.g., four positions that are

representative of a plurality of intensity settings. By setting the switch to a particular position, the alarm unit will produce a predefined intensity level associated with that particular switch position. For example, setting the switch to a 110 candela setting will cause the alarm unit to produce a flash having a  
5 light output intensity of at least 110 candela upon activation of the alarm unit. The switch is coupled to an actuator assembly (not shown) and disposed within the alarm unit housing such that the switch is tamper resistant after installation, while the selected intensity setting is still clearly visible for inspection. The novel actuator assembly and associated display or menu is disclosed in US  
10 patent 6,411,201, which is herein incorporated by reference.

In turn, the flash circuit 170 includes the voltage doubler 160 that serves the function of presenting a voltage across the flashtube that is twice the actual voltage that is stored in a storage capacitor, thereby allowing the flashtube to reliably fire at lower voltages. The importance of the voltage doubler 160 is due  
15 to the fact that the alarm unit may provide the selectable multi-candela feature. This feature places a difficult constraint on the circuitry of the alarm unit in that different voltages must be presented across the flashtube. Namely, the flashtube will be fired by a voltage that is dictated by a particular intensity level setting. As such, since the alarm unit is expected to produce intensity levels  
20 ranging widely from 15 – 110 candela, the alarm unit must reliably operate with relatively low voltages stored on a single storage capacitor. Without the reliability provided by the voltage doubler 160, multiple storage capacitors with additional switching will be required, especially when the selectable multi-candela feature offers a wide range of intensity levels. More specifically, the  
25 voltage doubler 160 allows the alarm unit of the present invention to reliably offer a selectable multi-candela feature that offers four (4) candela settings that widely ranges from 15 to 110 candela. The ability to offer a wide range of candela settings serves to eliminate more models of alarm units.

FIG. 2 is a detailed exemplary circuit diagram of one embodiment of an  
30 alarm unit employed in the present invention. To the extent possible and to assist the reader, the components within FIG. 2 will be described and grouped in accordance with the block diagram of FIG. 1, i.e., described within the context of a particular circuit of FIG. 1. However, those skilled in the art will

realize that this grouping scheme is based on the functions provided by the collective components and should not be interpreted as limiting a particular component to a particular circuit. For example, a particular component may serve multiple functions or a component may serve support functions that are  
5 not broadly described in FIG. 1.

Additionally, the various circuits described in FIG. 1 should not be interpreted that these circuits must be implemented as separate modules or circuits. For example, the voltage doubler 160 can be implemented outside of the flash circuit 170 or can be logically grouped as part of another circuit.

10 FIG. 2 illustrates an exemplary embodiment of the present invention. The application circuit 200 is for a horn-strobe alarm unit. The strobe can operate continuously when connected directly to a continuous DC or FWR voltage source, or can provide a synchronized strobe signal when used in conjunction with a synchronization module or a power booster. This device  
15 provides four selectable output intensities in one unit (15cd, 30cd, 75cd & 110cd).

The application circuit 200 employs an ASIC 110 as a controller. Several embodiments of the ASIC are disclosed below, e.g., an 18-pin package (as shown in FIG. 4), a 16-pin package (as shown in FIG. 5) and an 8-pin  
20 package (as shown in FIG. 6). Several tables are provided below to illustrate the specification of various ASIC embodiments. However, those skilled in the art will realize that the ASIC 110 can be deployed in accordance to other requirements.

Description	Parameter	Max	Units
Supply Voltage	VSPLP1	50	V
Supply Voltage	VDD1	10.5	V
Logic Input Voltage	Note 1	-0.3 to Vdd1+0.3	V
Input Current (Iin)	Note 1	±0.010	A
Operating Temperature	Ta	-40 to 85	°C
Storage Temperature	Ts	-55 to 150	°C
Power Dissipation	PD	700	mW

Table 1: Absolute Maximum Ratings

5 NOTE: 1. Logic inputs are MC0, MC1, NS\_ASb and C3\_HB.



18 PDIP	16 PDIP			
PIN#	PIN#	PIN NAME	TYPE	DESCRIPTION
1	1	IRCTL	Output	This opamp output pin drives the base of an external darlington PNP transistor and limits the peak current to the strobe supply, based on the candela setting and the Vsply2 and Isply2 differential voltage.
2	2	VSPLY1	(+) Supply	This is most positive supply pin. This supply can be 12 or 24 nominal DC or a unfiltered full-wave-rectified voltage of 12 Vrms or 24 Vrms.
3	3	VSDET	Input	This input is connected to a resistive divider connected to the VSTRB supply. This input is used to detect sync pulses on VSTRB and the presence of a full-wave-rectified supply.
4	4	MC0	Input	This input in conjunction with MC1 selects 1 of 4 candela settings. This input has an internal pull up to the logic supply voltage.
5	5	MC1	Input	This input in conjunction with MC0 selects 1 of 4 candela settings. This input has an internal pull up to the logic supply voltage.
6	N/A	C3_HB	Input	This input selects either a Code 3 horn temporal pattern (input low) or continuous horn pattern (input high). This pin has an internal pull up to the logic supply.
7	6	XTALI	Input	Input of an inverting amplifier for use with an external 4MHZ ceramic resonator and start up capacitor.
8	7	VSS	(-)Supply	Negative supply voltage.

9	8	XTALO	Output	Output of an inverting amplifier for use with an external 4MHZ ceramic resonator and start up capacitor.
10	9	VDD1	Output	This is the output of the most positive on chip regulated supply voltage.
11	10	VSTCAP	Input	This input is connected to a resistive divider connected to the strobe capacitor. This input is used to sense the voltage on the strobe capacitor.
12	11	TRGATE	Output	This complementary output drives the gate of an external triac, which flashes the strobe.
13	N/A	PHORN	Output	This complementary output drives the base of an NPN transistor at the specified frequencies, based on the status of the AS_NSB input. The NPN drives one plate of a piezo electric horn.
14	N/A	NS_ASB	Input	This input selects either the NS (input high) or AS (input low) horn tones.
15	13	ISENS	Input	Input to a comparator for sensing the current through the external NFET.
16	14	FETG	Output	This complementary output drives the gate of an external NFET. This NFET switches the inductor of the DC to DC converter for generation of the high voltage required for strobe operation.
17	15	VSPLY2	Input	Error amplifier input from the unfiltered strobe supply voltage.
18	16	ISPLY2	Input	Error amplifier input from current sense resistor in the unfiltered strobe supply voltage.

Table 2: Pin Definitions

ELECTRICAL SPECIFICATIONS:

DC Electrical Characteristics<sup>1</sup> at  $T_A = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ ,  $V_{DD1} = 9.5\text{V}$ ,  $V_{sply1} = 24\text{Vdc}$ ,  $V_{ss} = 0\text{V}$ ,  $Y1 = 4\text{MHz} \pm 1\%$  resonator and typical application in figure 2

5 (unless otherwise noted). Test pins are for 18 pin package.

Parameter	Description	Test Pin*	Test Conditions	Typical Value	Unit
$V_{sply1}$	Supply Voltage	VSPLY1		8-48	V
$I_{dd}$	Supply Current	VSPLY1	$VSPL1 = 16-33\text{Vdc}$	3	mA
$V_{dd1}$	FETG Supply Voltage	VDD1	$VSPL1 = 16-33\text{Vdc}$	7.3-10.25	V
$V_{dd}$	Logic Supply Voltage	N/A	$VSPL1 = 16-33\text{Vdc}$	5	V
$P_{or}$	Power On Voltage	VSPLY1		3.0-3.8	V
$V_{sdet-il}$	Sync Detect Low Input	VSDet		$V_{ss}-0.9$	V
$V_{sdet-ih}$	Sync Detect High Input	VSDet		$1.1-V_{dd1}$	V
$V_{il}$	Input Logic Low Level	Note 2		1.5	V
$V_{ih}$	Input Logic High Level	Note 2		3.5	V
$I_{pu}$	Input Pull Up Current	Note 2	$V_{in} = 0\text{V}$	-100	$\mu\text{A}$
$I_{oh}$	Output High Source Current	PHORN	$V_{out} = V_{dd}-0.5\text{v}$	-4.5	mA
		TRGATE	$V_{out} = V_{dd}-0.5\text{v}$	-4.5	mA
		FETG	$V_{out} = V_{DD1}-0.5$	-9	mA
$I_{ol}$	Output Low Sink Current	PHORN	$V_{out} = 0.5\text{V}$	5	mA
		TRGATE	$V_{out} = 0.5\text{V}$	5	mA
		FETG	$V_{out} = 0.5\text{V}$	9	mA
$I_{vsply2}$	Supply Current Test	VSPLY2	$V_{in} = 48\text{v}$	2.0	mA
		ISPLY2	$V(I_{sply2}) = 48\text{v}$		
$V_{stcap-l}$	Storage Capacitor Low Input	VSTCAP		$V_{ss}-1.8$	V
$V_{stcap-h}$	Storage Capacitor High Input	VSTCAP		$2.2-V_{dd1}$	V

Vr16dc1	Current Sense Voltage	ISENS	MC0=low MC1=low	274	mV
Vr16dc2	References at 16Vdc		MC0=high MC1=low	358	mV
Vr16dc3	DC mode		MC0=low MC1=high	493	mV
Vr16dc4	T <sub>A</sub> =25°C		MC0=high MC1=high Vsply = 16Vdc Vsdet = 2.8Vdc	582	mV
Vr24dc1	Current Sense Voltage	ISENS	MC0=low MC1=low	257	mV
Vr24dc2	References at 24Vdc		MC0=high MC1=low	340	mV
Vr24dc3	DC mode		MC0=low MC1=high	473	mV
Vr24dc4	T <sub>A</sub> =25°C		MC0=high MC1=high Vsply = 24Vdc Vsdet = 4.2Vdc	558	mV
Vr33dc1	Current Sense Voltage	ISENS	MC0=low MC1=low	238	mV
Vr33dc2	References at 33Vdc		MC0=high MC1=low	320	mV
Vr33dc3	DC mode		MC0=low MC1=high	449	mV
Vr33dc4	T <sub>A</sub> =25°C		MC0=high MC1=high Vsply = 33Vdc Vsdet = 5.8 Vdc	529	mV
Vr16rms1	Current Sense Voltage	ISENS	MC0=low MC1=low	256	mV
Vr16rms2	References at 16Vdc		MC0=high MC1=low	340	mV
Vr16rms3	FWR mode		MC0=low MC1=high	471	mV
Vr16rms4	T <sub>A</sub> =25°C		MC0=high MC1=high Vsply = 16Vdc Vsdet = 4.4Vdc	572	mV
Vr24rms1	Current Sense Voltage	ISENS	MC0=low MC1=low	231	mV
Vr24rms2	References at 24Vdc		MC0=high MC1=low	313	mV
Vr24rms3	FWR mode		MC0=low MC1=high	441	mV
Vr24rms4	T <sub>A</sub> =25°C		MC0=high MC1=high Vsply = 24Vdc Vsdet = 6.7Vdc	533	mV

Vr33rms1	Current Sense Voltage	ISENS	MC0=low MC1=low	210	mV
Vr33rms2	References at 24Vdc		MC0=high MC1=low	291	mV
Vr33rms3	FWR mode		MC0=low MC1=high	416	mV
Vr33rms4	T <sub>A</sub> =25°C		MC0=high MC1=high	501	mV
			Vsply = 33Vdc Vsdet = 8.4Vdc		
IsensTC	Current Sense Voltage Temperature Coefficient	Isens	-40–85°C	0.02	% / °C
Isplim1	Vsply Current Limit	VSPLY2-	MC0=low MC1=low	260	mA
Isplim2		ISPLY2	MC0=high MC1=low	440	mA
Isplim3			MC0=low MC1=high	800	mA
Isplim4			MC0=high MC1=high	1080	mA

Table 3: ELECTRICAL SPECIFICATIONS

## NOTES:

1. All tests to be performed at ambient to temperature guardbanded limits.
- 5 2. Logic inputs are MC0, MC1, NS\_ASb and C3\_HB.

AC Electrical Characteristics<sup>1</sup> at  $T_A = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ ,  $V_{DD1} = 9.5\text{V}$ ,  $V_{sply1} = 24\text{Vdc}$ ,  $V_{ss} = 0\text{V}$ ,  $Y1 = 4\text{MHz} \pm 1\%$  resonator and typical application in figure 1 and timing diagram, below (unless otherwise noted). Test pins are for 18 pin package.

5

Parameter	Description	Test Pin*	Test Conditions	Typical Value	Unit
Tfetho	FETG initial hold-off (after clock startup)	FETG	Y1 = 4MHz Resonator, time after clk startup	50	mS
Tper	Strobe PWM Period	FETG	Y1 = 4MHz Resonator	60	$\mu\text{S}$
Trise	Voltage Rise Time (from 10% to 90%)	FETG	with 200pF load cap with 1000pF load cap	100 400	nS
Tfall	Voltage Fall Time (from 90% to 10%)	FETG	with 200pF load cap with 1000pF load cap	100 400	nS
Tsypr	Sync Pulse Recognition Time	VSDT	SYNC Mode	4.9-6.1	mS
Tston	Strobe Pulse On Delay	TRGATE- VSDT	SYNC Mode	25.5	mS
Tstw	Strobe Pulse Width (Triac)	TRGATE	AUTO Mode	10	mS
Tston2	Strobe Pulse Retrigger	TRGATE	VSTCAP = High	70	mS
Tspa1	Strobe Period if no Sync Pulse is detected. (SYNC to AUTO)	TRGATE	Start in SYNC Mode, then switch to AUTO.	1100	mS
Tspa2	Strobe Period for	TRGATE	AUTO Mode	975	mS

	AUTO Mode				
Ttmt0	Test-Mode Auto Time Out	TRGATE	Test Mode	7.07	mS
Tspr <sup>2</sup>	Sync Pulse Width	VSDET		25	mS
Tsy2	2 <sup>nd</sup> Sync Pulse For Horn SILENCE	VSDET		100	mS
Tsy3	3 <sup>rd</sup> Sync Pulse For Horn Enable	VSDET		200	mS
TsyRep <sup>2</sup>	Repeat Rate for 2 <sup>nd</sup> or 3 <sup>rd</sup> Sync Pulse	VSDET		4	S
Tsysc2	Start of next Sync Pulse Scan	VSDET		500	mS
Tspa3 <sup>2</sup>	Strobe Period for SYNC Mode	TRGATE	SYNC Mode	990	mS
Asfreq	AS Output Freq	PHORN	NS_ASB = Low	3500	Hz
Nsfreq	NS Output Freq	PHORN	NS_ASB = High	3040	Hz
Aston	AS Pulse On Time	PHORN	NS_ASB = Low	120	μS
Nston	NS Pulse On Time	PHORN	NS_ASB = High	115	μS
Assweep	AS Freq Sweep Rate	PHORN	NS_ASB = Low	109.5	Hz
Nssweep	NS Freq Sweep Rate	PHORN	NS_ASB = High	117	Hz
Tc3on <sup>3</sup>	Code 3 Horn On Time (cycle 1,2,3)	PHORN	C3_HB = Low	488	mS
Tc3off	Code 3 Horn Off Time (cycle 1,2,3)	PHORN	C3_HB = Low	488	mS
Tc3off4 <sup>3</sup>	Code 3 Horn Off Time (cycle 4) (no horn burst)	PHORN	C3_HB = Low	975	mS
FWRfreq <sup>2</sup>	Full Wave Rectified Frequency			120	Hz

Table 4

## NOTES:

1. All tests are to be performed at ambient to temperature guardbanded limits.

2. Parametric condition for test, not result of ASIC behavior; ASIC has no control of this input parameter.
3. Additional conditions: Auto Mode or Sync Mode with Tspa3 condition.

5           Functional description is now provided for the application circuit 200. The function description discloses several operational advantages offered by the ASIC 110.

#### Startup FETG hold-off

10           At startup, the FETG output is held low for 50ms. This creates a 20ms window of time after the Trgate (initially high) is turned off and the inrush clamp circuit is turned on, and before the FETG output is turned on. The 20ms allows the storage cap (C3) to charge up before operating the dc-dc voltage booster.

#### 15   Sync Pulse Detection

          The sync pulse detection and control circuit detects sync pulses, and controls and synchronizes strobe and horn function. The Sync Pulse detection circuit will recognize a Sync Pulse if the voltage drops to a logic low on Vsdet for more than 6ms.

20

#### Sound Control

          The sound control circuit controls whether the horn is silent, running continuously, or operating in code 3 mode. The horn operates in code 3 mode whenever either the C3\_HB input is low (with jumper plug installed) or a sync pulse has been detected within the last 1 second. When in Code 3 mode, the  
25   horn is silent 20ms before to 480ms after the strobe pulse; the horn will sound 480ms after the Strobe Pulse, and be silenced again either when a sync pulse is detected or 20ms before the next strobe pulse. It will sound for about ½ second, with ½ second pause, three times; then it will remain silent for an  
30   additional second, and then repeat the pattern.

          If Code 3 is low, the horn will always run in code 3 mode. At initial power on, there is a delay of approximately 0.5 seconds before the first horn burst.



If the Code 3 input is high, the horn will only run continuously when no sync pulses are sent. At initial power on, the horn will start within 25 milliseconds.

5 If a second Sync Pulse is sent between 60ms and 140ms after the first, the horn will be silenced. This will also halt the count of the Code 3 pattern, so that when sound is re-enabled the pattern will pick up where it left off. If a second Sync Pulse is sent between 160ms and 240ms after the first, the horn will sound again and silence will end. The horn defaults to sounding on power-up.

10

#### Strobe Control

The strobe is fired when the ASIC receives a strobe sync pulse, or automatically every 975ms when operating under auto mode. The auto mode causes the strobe to flash between predefined time intervals without the need  
15 to receive a strobe sync pulse. The auto mode can be entered in the event that a synchronization module fails to provide strobe sync pulses to the alarm units.

The strobe is also re-triggered if the strobe capacitor is still high after the strobe is turned off. With each strobe trigger, the current limiting transistor is switched off to protect against "after-glow" of the flashtube.

20 A sync pulse is recognized as a strobe sync pulse if it is either the first sync pulse, or if more than 500ms has elapsed since the last strobe sync pulse. When a strobe sync pulse is received the strobe is fired after a delay of 20ms. Additionally the ASIC goes into sync mode. In sync mode, the ASIC waits for another strobe sync pulse for up to 1.1seconds. After 1.1 seconds the ASIC  
25 automatically strobes and falls in auto mode. Upon receiving a sync pulse, the strobe charging circuit (oscillator) is switched off to conserve power while the input voltage is low.

In auto mode, the ASIC automatically strobes every 975ms. A sync pulse at any time in the cycle will cause the part to strobe and go into sync  
30 mode. This is the default mode if no sync pulses are detected.

In sync mode or auto mode, if the strobe capacitor is still charged after the first strobe output has gone high and low, then the strobe output will be re-triggered after 60ms.

### Over-voltage Protection

The over-voltage protection circuit detects whether the strobe capacitor has been discharged after a trigger pulse. If the strobe is not discharged, FETG is held off to prevent further charging. In a normal cycle, the strobe capacitor (signal Vstcap) is checked during a window of 10-20ms after the strobe is triggered. If the capacitor is still charged at this point, then a second trigger pulse will occur 60ms after the first strobe trigger goes low. If, after the second pulse, the strobe capacitor is still charged, the ASIC enters an over-voltage condition.

The over-voltage condition ends when the strobe capacitor is discharged, when Vstcap is low. This condition only becomes effective during the silence pulse window (20-120ms after the first strobe, regardless of sync or auto mode). This allows nearly a full cycle to charge up the strobe capacitor.

One important advantage of the ASIC-controlled alarm unit is that it provides better voltage and current monitoring functions. For example, the ASIC offers more precise control of the strobe circuit. In one embodiment, the energy level of the strobe is controlled by the voltage level on the sense resistor R1 that goes to the ISENSE pin on the chip. This level is trimmed during the chip manufacturing process and is set within a much tighter tolerance limit compared to the micro/opto circuit. The micro/opto circuit relies on the tolerance of the forward voltage of the diode in the optocoupler and is less precise.

In another embodiment, the ASIC circuit has a more advanced peak current limiting circuit. Micro/opto circuit generally limits the initial peak current only during the initial power-up stage. The present ASIC circuit continuously senses the input current level and will limit the current any time it rises above a set level. The clamp level is determined by the voltage level on a resistor R42 which is sensed by the ASIC, and the level can be changed by changing the sense resistor. This is an actively controlled current-limiter compared to other current-limiting schemes that use a passive foldback-type configuration.

### Horn Tone Generation

The horn tone (on the PHORN output) is generated by producing two cycles of each frequency specified in either the NS or AS table shown below. The tone starts at the highest frequency and after two cycles is decremented  
5 until the minimum frequency is reached, producing two cycles at each frequency. The frequency is then incremented until the maximum frequency is reached again producing 2 cycles at each frequency. This sweep frequency is then repeated as long as the horn tone is enabled. This results in a sweep frequency of 117HZ for the NS tone and 109.5 for the AS tone.

10 For the AS horn tone the on time at each frequency is fixed at 120uS. For the NS horn tone the on time at each frequency is fixed at 115uS.

The logic state of the pin NS\_ASB determines which tone is selected. If NS\_ASB is high or open the NS tone is selected. The AS tone is selected if NS\_ASB is low. Thus, the ASIC-based architecture allows the selection of  
15 either NS tone or AS tone, i.e., providing the ability to select a particular horn tone frequency.

This approach in implementing the horn tone generation via an ASIC provides a reduction in the number of components that are deployed. For example, prior implementations deploy two integrated circuits to provide this  
20 function.

Horn Frequency Table

	AS Horn Tone (HZ)	NS Horn Tone (HZ)
High	3802	3215
	3759	3185
	3717	3155
	3676	3125
	3636	3096
	3597	3067
	3559	3040
	3521	3012
	3484	2985
	3448	2959
	3413	2933
	3378	2907
	3344	2882
	3311	
	3279	
Low	3247	

Table 5

5 Test Mode

The ASIC has a special mode for measuring the ASIC during fabrication testing. In this test mode, the strobe cycle is sped up by a factor of 4000, such that 1ms is reduced to a single  $\frac{1}{4}\mu\text{s}$  clock. The entrance into this test mode has been designed to avoid accidental triggering. The entrance algorithm

10 requires cycling through a count of 0-3 on MC0 and MC1 (where MC1 is the MSB) twice. This must be done in  $4\mu\text{s}$  steps and must match precisely to a  $\frac{1}{4}\mu\text{s}$  clock. As a result, the entrance algorithm requires  $32\mu\text{s}$  of precisely

matching inputs on MC0 and MC1 for each and every  $\frac{1}{4}\mu\text{s}$  clock, making accidental entrance very unlikely. This entrance algorithm is synchronous; moving the MC0 and MC1 inputs will not bypass any steps to the entrance algorithm. Furthermore, a timeout has been added such that if the part does

5 accidentally enter test mode it will time out in at most 7ms (29 strobe cycle timeouts in test mode), as denoted by the spec parameter Ttmto. At this point, it will resume operation in auto mode.

## Non-ASIC Specifications:

<b>NS Horn Current Ratings (AMPS)*</b>		
Average Current		
Voltage	Hi dBA Setting	Low dBA Setting
16.0VDC	0.019	0.012
24.0VDC	0.028	0.015
33.0VDC	0.039	0.018
16.0VRMS	0.029	0.016
24.0VRMS	0.044	0.019
33.0VRMS	0.061	0.022

Table 6

<b>RSS Current Ratings (AMPS)*</b>				
Average Current				
Voltage	15cd	30cd	75cd	110cd
16.0VDC	0.062	0.100	0.189	0.261
24.0VDC	0.041	0.063	0.113	0.149
33.0VDC	0.030	0.047	0.081	0.104
16.0VRMS	0.102	0.162	0.282	0.364
24.0VRMS	0.071	0.114	0.186	0.239
33.0VRMS	0.059	0.090	0.148	0.198
Peak/Inrush Current				
Voltage	15cd	30cd	75cd	110cd
16.0VDC	0.248	0.400	0.756	1.044
24.0VDC	0.248	0.400	0.756	1.044
33.0VDC	0.248	0.400	0.756	1.044
16.0VRMS	0.248	0.400	0.756	1.044
24.0VRMS	0.248	0.400	0.756	1.044
33.0VRMS	0.248	0.400	0.756	1.044

Table 7

\*Current draw numbers are for reference only.

<b>Nominal Strobe Energy Ratings (J)</b>				
Candela	15cd	30cd	75cd	110cd
Energy	0.66	1.05	1.80	2.35

Table 8

5

<b>Strobe Efficiency (%) (Typical)</b>				
Voltage	15cd	30cd	75cd	110cd
16.0VDC	75	71	67	65
24.0VDC	77	77	74	73
33.0VDC	76	77	76	75

Table 9

**NOTES:**

1. All DC Sync Strobes will operate on either pure DC or full-wave-rectified voltage.
- 10 2. Performance ratings are at nominal input voltage, except where specified.
3. Tolerances: Average Current: -30%, +0%. Peak Current: -80%, +0%.
4. Strobe flash rate over voltage range: 1.010 -1.035Hz without sync module, 1.000-1.020Hz with sync module.

15

FIG. 7 illustrates a circuit diagram of one embodiment of an alarm unit employed in the present invention. Various features of the alarm unit 700 are disclosed below. More specifically, detailed descriptions are provided for the inrush current or current limiting circuit 130 and the current sensing circuit 140 (i.e., the strobe DC to DC boost converter). It should be noted that the circuit diagram of FIG. 7 does not show the audio control and output circuit.

20

### Inrush Current Limiting Circuit

The inrush limiting circuit 130 limits input current through Q7. The current is sensed across resistor R42. When the voltage across R42 matches an internal voltage reference V1, transistor Q7 is turned off by an operational  
5 amplifier. The voltage reference has 4 settings selectable by 2 digital inputs MC0 and MC1, such that each candela energy setting has a different inrush limit. It should be noted that although not shown in the diagram, at initial power up the inrush is limited to the lowest setting, to reduce power loading transistor Q7.

10 Additionally, strobe afterglow is prohibited by turning off the transistor Q7 during a strobe. One common method to prevent strobe afterglow is by using a limiting resistor, but such approach creates efficiency losses in that same resistor. As a result, the present novel ASIC-based approach of controlling/disabling inrush current improves strobe efficiency by removing  
15 losses of a limiting resistor and preventing flash tube afterglow.

### Strobe DC-DC Boost Converter Circuit

The DC-DC boost converter circuit allows for accurate energy charging of a storage capacitor. Typically high voltage capacitors are not very accurate  
20 in terms of capacitance value (e.g.,  $\pm 20\%$ ). As such, measuring the voltage on the capacitor is not an accurate method of determining the energy stored on it. Alternatively, another method to measure stored energy is to put a fixed amount of energy in. Since inductors and resistors are more accurately specified, they can be used to more accurately quantify the energy stored.

25 The DC-DC boost converter accurately stores energy based on a fixed inductance (L1), and a precisely set peak current. The inductor charge cycle begins every 60 $\mu$ s, by turning on transistor MQ4. Current and energy increase through the inductor L1. When, the voltage across the sense resistor R1 reaches and equals the internal voltage reference, the transistor MQ4 is latched  
30 off, until the next charge cycle. The voltage reference has 4 settings for 4 energy levels, controlled by 2 digital inputs MC0 and MC1. This voltage reference is trimmed for accuracy, so as to set a peak voltage/current accurate to  $\pm 2\%$ .



Further, the sense voltage (and therefore the inductor L1 peak current) required is adjusted based on the supply voltage so as to keep the energy charged constant over supply voltage. This is accomplished by means of the resistor dividers R19/R20 and R2a/b. The ASIC also detects a DC or full wave  
5 rectified power supply and adjusts the energy charged accordingly. The resistor divider R2a/b has 4 settings to correspond with the 4 energy settings, such that energy is kept flat over supply voltage on each energy setting.

The 60 $\mu$ s (~16kHz) charge cycle is faster than the typical strobe charge cycle (8kHz or less). This results in the benefits of a strobe that is quieter  
10 (16kHz is not typically audible), and a boost inductor has a lower inductance (and is therefore smaller and cheaper).

Another improvement is the driver for the gate of transistor MQ4. This driver is high voltage, and runs at 9.5v typically, which provides a greater Vgs to MQ4 so that it has a lower effective R<sub>ON</sub>, and therefore providing greater drive  
15 current than a typical 5V logic output. The result is faster switching times (>200ns vs. ~1 $\mu$ s for an IRF710). Both of these improvements increase the efficiency of the DC-DC boost conversion by reducing losses in the transistor MQ4.

The DC-DC converter also has an over voltage protection feature. In the  
20 case that the strobe capacitor C9 does not discharge after a strobe signal is enabled, the DC-DC boost converter is turned off (MQ4 is held off) until the strobe capacitor is discharged and prevents an over voltage condition on the strobe capacitor.

FIG. 8 illustrates a circuit diagram of one embodiment of an alarm unit 800  
25 employed in the present invention. FIG. 8 illustrates an ASIC 110 implemented in an eight-pin package. Various features of the alarm unit 800 are disclosed below.

In one embodiment, the value of R20 (26.7k) has been adjusted for optimal Vsply operation. The value (e.g., from 20k-27K) should be selected to  
30 allow for 8v operation to still register as a high on Vsdet(>1.2v, for safety margins). However, the resistor divider voltage should not get too high so as to exceed the maximum input voltage of Vdd1+0.3v (typically 9.8v). The values selected were chosen to go as high as is safe for the Vsdet input.

If there is still difficulty at low voltage operation, a forward biased diode ( $0.3\text{v} < V_d \leq 0.75\text{v}$ ) could be added in series with R20, and R20 can be adjusted to 20k. This is to ensure that the ASIC detects the power supply to be on normally, and off during a sync pulse.

5        FIG. 9 illustrates a circuit diagram of one embodiment of an alarm unit 900 employed in the present invention. FIG. 9 illustrates an ASIC 110 implemented in an eight-pin package. Various features of the alarm unit 900 are disclosed below.

10        In one embodiment, the non-sync implementation removes the Vsdet resistor divider. It should be noted that the ASIC 110 will not operate with full-wave rectified supply unless Vdd1 is decoupled: 24v (16-33v) operation requires at least  $2\mu\text{F}$ , 12v (8-17v) operation requires at least  $3\mu\text{F}$  of decoupling.

15        Although various embodiments which incorporate the teachings of the present invention have been shown and described in detail herein, those skilled in the art can readily devise many other varied embodiments that still incorporate these teachings.